


Fully transparent field-effect transistor with high drain current and on-off ratio ^F

Cite as: APL Mater. **8**, 011110 (2020); <https://doi.org/10.1063/1.5133745>

Submitted: 25 October 2019 • Accepted: 02 December 2019 • Published Online: 13 January 2020

 Jisung Park,  Hanjong Paik, Kazuki Nomoto, et al.

COLLECTIONS

 This paper was selected as Featured



View Online



Export Citation



CrossMark

ARTICLES YOU MAY BE INTERESTED IN

[Adsorption-controlled growth of La-doped BaSnO₃ by molecular-beam epitaxy](#)

APL Materials **5**, 116107 (2017); <https://doi.org/10.1063/1.5001839>

[Epitaxial integration of high-mobility La-doped BaSnO₃ thin films with silicon](#)

APL Materials **7**, 022520 (2019); <https://doi.org/10.1063/1.5054810>

[Recent progress on the electronic structure, defect, and doping properties of Ga₂O₃](#)

APL Materials **8**, 020906 (2020); <https://doi.org/10.1063/1.5142999>



APL Materials Roadmaps

Where is your field headed?

Fully transparent field-effect transistor with high drain current and on-off ratio

Cite as: APL Mater. 8, 011110 (2020); doi: 10.1063/1.5133745

Submitted: 25 October 2019 • Accepted: 2 December 2019 •

Published Online: 13 January 2020









View Online



Export Citation



CrossMark

Jisung Park,¹  Hanjong Paik,^{1,2}  Kazuki Nomoto,³ Kiyong Lee,⁴ Bo-Eun Park,⁴ Benjamin Grisafe,⁵ Li-Chen Wang,⁶ Sayeef Salahuddin,⁶ Suman Datta,⁵  Yongsung Kim,⁴ Debdeep Jena,^{1,3,7}  Huili Grace Xing,^{1,3,7}  and Darrell G. Schlom^{1,7,a)} 

AFFILIATIONS

¹Department of Material Science and Engineering, Cornell University, Ithaca, New York 14853, USA

²Platform for the Accelerated Realization, Analysis, and Discovery of Interface Materials (PARADIM), Cornell University, Ithaca, New York 14853, USA

³School of Electrical and Computer Engineering, Cornell University, Ithaca, New York 14853, USA

⁴Nano Electronics Laboratory, Samsung Advanced Institute of Technology (SAIT), Samsung Electronics, 130 Samsung-ro, Yeongtong-gu, Suwon-si, Gyeonggi-do 16678, South Korea

⁵Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana 46556, USA

⁶Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, California 94720, USA

⁷Kavli Institute at Cornell for Nanoscale Science, Ithaca, New York 14853, USA

^{a)} Author to whom correspondence should be addressed: schlom@cornell.edu

ABSTRACT

We report a fully transparent thin-film transistor utilizing a La-doped BaSnO₃ channel layer that provides a drain current of 0.468 mA/μm and an on-off ratio of 1.5 × 10⁸. The La-doped BaSnO₃ channel is grown on a 100–150 nm thick unintentionally doped BaSnO₃ buffer layer on a (001) MgO substrate by molecular-beam epitaxy. Unpatterned channel layers show mobilities of 127–184 cm² V⁻¹ s⁻¹ at carrier concentrations in the low to mid 10¹⁹ cm⁻³ range. The BaSnO₃ is patterned by reactive ion etching under conditions preserving the high mobility and conductivity. Using this patterning method, a sub-micron-scale thin film transistor exhibiting complete depletion at room temperature is achieved.

© 2020 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>). <https://doi.org/10.1063/1.5133745>

Transparent oxide thin-film transistors (TFTs) have been studied extensively for over a decade for applications that include displays, wearable electronics, and smart windows.^{1–3} Due to the relatively high mobilities of the transparent oxide semiconductors used, when scaled to small dimensions, transparent oxide TFTs are expected to have high drain current (I_D , drain-to-source current per channel width) and low power consumption, which are important for energy-sensitive applications. Tin-based oxide systems are promising materials for transparent oxide TFTs due to the superior oxygen stability and high mobility of these materials at room temperature.^{4,5} Among stannates, the transparent perovskite BaSnO₃ is attracting worldwide attention following the recent discovery that La-doped BaSnO₃ has both high mobility at room

temperature and excellent oxygen stability. Mobilities as high as 320 cm² V⁻¹ s⁻¹ and 183 cm² V⁻¹ s⁻¹ have been achieved in La-doped BaSnO₃ single crystals⁴ and epitaxial thin films,⁶ respectively, at room temperature. The high mobility of BaSnO₃ is attributed to the small effective mass originating from the large dispersion of the conduction band from the Sn 5s orbital,⁷ high dielectric constant ($K \approx 20$)⁸ which reduces dopant scattering,⁴ and small phonon scattering.⁹

The performance of TFTs based on BaSnO₃ has been steadily improving in recent years, with the highest I_D achieved being 0.021 mA/μm.¹⁰ This performance is limited by the large size of the BaSnO₃-based TFTs, which have channel dimensions of 100–200 μm. These large devices have been patterned using metal shadow

masks during growth, i.e., without photolithography. Attempts to use photolithography to define smaller devices have been plagued by the creation of oxygen vacancies in the BaSnO₃ film, including the undoped BaSnO₃ buffer layer, during the ion-milling process. These vacancies make the undoped BaSnO₃ buffer layer conductive, shunt the device, and degrade performance.¹¹ This problem is well known in other oxides as well.¹²

Here, we report growth of high mobility La-doped BaSnO₃ thin films on MgO substrates using molecular-beam epitaxy and use reactive ion etching (RIE) to pattern BaSnO₃-based TFTs. With appropriate conditions, this etching technique enables BaSnO₃ to be etched with a controllable etch rate while preserving surface roughness and electrical properties including conductivity and mobility. The resulting micrometer-scale photolithography defined BaSnO₃-based transparent TFT has a peak field-effect mobility of 17.2 cm²/V⁻¹ s⁻¹, an on-off ratio over 1.5 × 10⁸, I_D over 0.468 mA/μm, and a peak transconductance (g_m) of 30.5 mS/mm. As we describe below, this is one of the highest performance fully transparent oxide TFTs ever reported.

Epitaxial La-doped BaSnO₃ films were grown on (001) MgO substrates by adsorption-controlled growth using molecular-beam epitaxy with barium, lanthanum, and SnO₂ sources. The details of the growth process are given elsewhere.⁶ Epitaxial growth of single-phase La-doped BaSnO₃ on MgO substrates was confirmed by x-ray diffraction (XRD) measurements; the full width at half maximum of the BaSnO₃ 002 peak is 0.31° (see Fig. S1 of the [supplementary material](#)). MgO substrates, with a bandgap of about 7.8 eV,¹³ are used to avoid the potential complications of persistent photoconductivity from the substrate arising from light exposure during the photolithography process.¹⁴ On the MgO substrate, an undoped BaSnO₃ layer followed by a La-doped BaSnO₃ layer is grown to form the channel of the TFT as is typical for BaSnO₃-based TFTs.^{10,15–19} The purpose of the undoped BaSnO₃ layer is to reduce the density of threading dislocations that propagate into the overlying doped (and conducting) BaSnO₃. Even with such a buffer layer, the threading dislocation density of BaSnO₃ films grown on MgO as well as other commonly used substrates is of order 10¹¹ cm⁻²,^{6,15,20} an ideal substrate for BaSnO₃ has yet to be demonstrated, but several lattice matched candidates are being developed.^{21–23}

The heterostructures for TFTs fabrication consist of a 100–150 nm thick unintentionally doped BaSnO₃ buffer layer followed by about 10 nm of La-doped BaSnO₃. In test structures, the Hall mobility of a 10-nm-thick La-doped BaSnO₃ layer (grown on an MgO substrate with an undoped BaSnO₃ buffer layer) reaches 184 cm² V⁻¹ s⁻¹ at a carrier concentration of 6.5 × 10¹⁹ cm⁻³. Despite the thin La-doped BaSnO₃ film and the use of a nonperovskite MgO substrate, this value is the highest mobility reported for BaSnO₃ thin films; it is slightly higher than the previous record achieved on a DyScO₃ substrate.⁶ The Hall mobility of a 10-nm-thick La-doped BaSnO₃ layer (on a 150 nm thick undoped BaSnO₃ buffer layer) with a carrier concentration of 1.3 × 10¹⁹ cm⁻³ is over 90 cm² V⁻¹ s⁻¹. This decrease in mobility as the carrier concentration in La-doped BaSnO₃ is reduced below about 7 × 10¹⁹ cm⁻³ is typical of BaSnO₃ films^{6,15,20} and is a result of scattering from the huge density of threading dislocations, which become less effectively screened from the mobile charge carriers as the carrier concentration is reduced.^{4,20} The mobility, limited by the threading dislocations, is given by^{24,25}

$$\mu_{td} = \frac{4ec^2}{Z^2 \hbar N_{td}} \left(\frac{3n}{\pi^4} \right)^{2/3} (1 + y(n))^{3/2},$$

where

$$y(n) = \frac{2\pi^2 \hbar \epsilon}{e^2 m^*} (3\pi^2 n)^{1/3}$$

and e , c , Z , N_{td} , n , ϵ , and m^* are the electron charge, c -axis lattice parameter, charge state of a unit cell in a threading dislocation, density of threading dislocations, carrier concentration, dielectric permittivity, and effective mass, respectively. The fitting parameters are given in the [supplementary material](#). The fitting achieved using this formula is overall in good agreement with the experimental data (see Fig. S6 of the [supplementary material](#)). The mobilities of our La-doped BaSnO₃ films on MgO are the highest yet reported at the relatively low carrier concentrations and low thickness of La-doped BaSnO₃ layers,^{4,15,26,27} which are needed to be able to fully deplete the TFT channel when a voltage is applied to the gate.

In order to make micrometer scale TFTs, it is critical to be able to lithographically pattern the high mobility La-doped BaSnO₃ channel layer without degrading its electrical performance. A few methods have been used in the past to pattern a La-doped BaSnO₃ channel layer. Early BaSnO₃ TFTs used shadow masks to define the channel structure during deposition.^{10,15–19} This method can pattern the La-doped BaSnO₃ layer without degrading its surface roughness and electrical properties, but the channel length is limited to about 100 μm. More recently ion-milling has been employed to pattern the La-doped BaSnO₃ layer. Although ion-milling can etch La-doped BaSnO₃ to micrometer scale dimensions with controllable etch rate, the size of the channel length reported was about 100 μm.¹¹ Importantly, the resulting BaSnO₃ TFT with an undoped BaSnO₃ layer could not be depleted at room temperature and its on-off ratio was only 2. The reason for the inability to deplete the TFT at room temperature was attributed to significant charge trapping,¹¹ but our own experiments reveal that undoped BaSnO₃ becomes conductive when subjected to ion-milling. The conductivity of an undoped BaSnO₃ layer increased more than 10⁸ times following ion-milling even when we use the smallest available acceleration voltage of our equipment, 400 V. Such an enhancement in conductivity of the undoped BaSnO₃ layer is consistent with it is being caused by the creation of oxygen vacancies from the high energy bombardment of Ar ions during the ion-milling process, as has been reported for SrTiO₃.¹²

The undesired conductance enhancement in unintentionally doped BaSnO₃ resulting from ion-milling can be reduced by annealing the sample in flowing oxygen at temperatures of about 800 °C, but even after such aggressive annealing, the conductance does not fully return to its original state. The effect of annealing on ion-milled undoped BaSnO₃ in flowing O₂ at temperatures from 300 °C to 800 °C is given in the [supplementary material](#) (see Fig. S7 of the [supplementary material](#)). Therefore, we believe that the conductance of the underlying undoped BaSnO₃ buffer layer caused by the ion-milling process is partially responsible for the poor room-temperature performance of the prior BaSnO₃-based TFT device subjected to ion-milling.¹¹ Ion-milling can also alter film stoichiometry and lead to charge trapping from defects along the side walls. For this reason, we have developed an alternate etching process to pattern the BaSnO₃ layers into a TFT.

In order to overcome the limitations of previous techniques used to define BaSnO₃-based TFTs, we employ reactive-ion etching (RIE) using chlorine and argon gases to etch the BaSnO₃ epitaxial stack. By using a reactive gas such as chlorine, the RIE technique can etch a BaSnO₃ film with a chemical process rather than a purely physical process, in contrast to ion-milling. Under appropriate conditions, the undoped BaSnO₃ film conductivity issue that we ascribe to the creation of oxygen vacancies can be resolved. Furthermore, with RIE, we are able to achieve a controllable etch rate that is not dependent on sample quality. In short, our RIE etching process for BaSnO₃ provides a controllable etch rate while preserving surface roughness and electrical properties including conductivity and mobility—qualities critical to the fabrication of high-performance TFTs. BCl₃ gas can also be used for RIE etching of BaSnO₃ while preserving surface roughness and electrical properties including conductivity and mobility, but the etch rate is lower than when chlorine gas is used. Therefore, using chlorine gas without adding BCl₃ gas is preferable. A higher etch rate is desirable to reduce etch time, but there is a trade-off between the etch rate and damage to the BaSnO₃ film. In making the TFTs, the etch rate has been maximized without damaging the properties of the BaSnO₃ film by adjusting RIE etching parameters. The RF power of the RIE is around 80–120 W with a DC voltage in the 200–250 V range. The total gas pressure is around 1–2 mTorr, and a gas ratio between 1:5 and 5:1 is used for the Cl₂ and Ar gases.²⁸

The device patterning and fabrication process was completed in the cleanroom environment of Cornell's NanoScale Science and Technology Facility (CNF), except for the atomic layer deposition (ALD) process. For light exposure during photolithography, an Autostep 200 stepper was used. The channel layer was etched using a PT720/740 RIE etching tool. For device isolation, the channel layer was etched down about 18 nm, considerably beyond the 10 nm thickness of the La-doped BaSnO₃ top layer and well into the undoped BaSnO₃ buffer layer. After the etching process, indium tin oxide (ITO) was deposited as source and drain contacts using a PVD75 sputtering tool. The source and drain contacts were patterned by lift-off. A blanket HfO₂ gate dielectric layer was then deposited over the full structure by atomic-layer deposition (ALD), at 300 °C with ozone as an oxidant, which leads to have a deposition rate of 0.8 Å/cycle. The thickness of the HfO₂ layer was 20 nm. To complete the TFT, ITO was deposited again on the gate dielectric to form the gate electrode using the same sputtering tool as used earlier in the process. The gate contact was also patterned by lift-off. Electrical measurements were performed using a Cascade probe station with a Keithley 4200 SCS system. All device measurements presented were measured at room temperature in ambient air.

Figure 1 shows a schematic of the BaSnO₃-based TFT measured in Figs. 2 and 3, together with a scanning electron microscope image of the fully patterned device. The mobility and carrier concentration of the as-grown La-doped BaSnO₃ channel layer in this sample are $\mu = 65.2 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and $n = 1.81 \times 10^{19} \text{ cm}^{-3}$, respectively, from Hall measurements at room temperature. The channel length and width of the TFT are $L = 0.3 \text{ }\mu\text{m}$ and $W = 0.93 \text{ }\mu\text{m}$, respectively. This is the smallest BaSnO₃-based TFT yet reported.^{10,11,15–19} Further scaling is limited by the resolution of the light exposing tool.

The characteristic curves of the BaSnO₃ TFT are shown in Fig. 2. Figure 2(a) shows the transfer characteristic of the device: I_D vs V_{GS} (gate-to-source voltage) and μ_{FE} (field-effect mobility)




FIG. 1. Schematic and scanning electron microscope image of the BaSnO₃ TFT device. The channel is 0.3 μm long and 0.93 μm wide.

vs V_{GS} . As shown in Fig. 2(a), the TFT can be depleted completely at room temperature—a first for a photolithographically defined BaSnO₃-based TFT.¹¹ The field-effect mobility of the device is calculated from the relation $\mu_{FE} = \left(\frac{L}{C_{ox} W V_{DS}} \right) \frac{\partial I_{DS}}{\partial V_{GS}} \cdot I_{DS}$, L , C_{ox} , and W are the drain-to-source current, the channel length, the capacitance of the gate dielectric per unit area, and the channel width, respectively. The capacitance of the HfO₂ gate dielectric was measured as shown in Fig. S9 of the supplementary material with a metal-oxide semiconductor (MOS) structure with dimensions $50 \text{ }\mu\text{m} \times 50 \text{ }\mu\text{m}$. This MOS capacitor has the same La-doped BaSnO₃ channel layer and the same ITO gate electrode as the TFT, i.e., the layers measured in the MOS capacitor were deposited on the MgO wafer and patterned into the MOS capacitor test structure and into the TFT. For calculating μ_{FE} , the maximum C_{ox} at the given voltage range has been used so as to not overestimate μ_{FE} . The calculated μ_{FE} is $17.2 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$. The large difference between the field-effect mobility and the Hall mobility can be attributed to the contact resistance. The contact resistance includes the sheet resistance of the ITO contact layer and interface resistance between the ITO contact layer and the La-doped BaSnO₃ channel layer. In the supplementary material (see Fig. S10), we utilize the measured value of the contact resistance to calculate the field-effect mobility; the result is $72 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, which is comparable to the Hall mobility of the as-grown channel layer. From the details of this calculation, it is clear that the high contact resistance is significantly limiting the TFT performance; a lower resistance contact will increase the field-effect mobility and thus the drain current. There is dispersion in the capacitance at measurement frequencies higher than 100 kHz, and it is believed to be related to the trapping of charge by defects or impurities within the HfO₂ film and at the interface between the HfO₂ and La-doped BaSnO₃ channel layer since the cutoff frequency is 51.6 MHz. The cutoff frequency is calculated from the relation $f = \frac{1}{2\pi RC}$ and is much higher than 100 kHz. The on-off ratio is over 1.5×10^8 . This is the highest on-off ratio among BaSnO₃ TFTs when an undoped BaSnO₃ buffer layer is used.^{10,11,15–18} The subthreshold swing has been calculated from the equation $S = \left(\frac{\partial \log I_{DS}}{\partial V_{GS}} \right)^{-1}$, and S is 0.15 V dec^{-1} . Figure 2(b) shows the transconductance of the device at $V_{DS} = 1 \text{ V}$ as a function of V_{GS} . The transconductance is calculated from the relation $g_m = \frac{\partial I_{DS}}{\partial V_{GS}}$. The maximum transconductance is 30.5 mS/mm




FIG. 2. (a) The transfer characteristic of the TFT based on La-doped BaSnO₃ at $V_{DS} = 1$ V and the field-effect mobility. The peak field-effect mobility is $17.2 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, and the on-off ratio is over 1.5×10^8 . The subthreshold swing is 0.15 V dec^{-1} . (b) Transconductance of the device at $V_{DS} = 1$ V. The maximum transconductance is 30.5 mS/mm . (c) The output characteristic of the device at $V_{GS} = 2, 1, 0, -1, -2, -3, -4, -5, -6, -7$ V. The maximum drain current exceeds $0.467 \text{ mA}/\mu\text{m}$.

at $V_{DS} = 1$ V. This is much higher than the previous record transconductance in a BaSnO₃ based TFT, which is only 2 mS/mm .¹¹ Figure 2(c) shows the output characteristic of the device, which is I_D vs V_{DS} (drain-to-source voltage) by varying V_{GS} from 2 to -7 V. As shown in Fig. 2(c), the drain current reaches over $0.468 \text{ mA}/\mu\text{m}$. The slow increase in the drain current with respect to V_{DS} is attributed to the high contact resistance. The resistance of the ITO/La-doped BaSnO₃/ITO channel structure vs channel length is plotted in Fig. S10 of the supplementary material. The source/drain contact resistance between the ITO contact layer and the La-doped BaSnO₃ channel layer, which is $5.1 \text{ k}\Omega \mu\text{m}$, is calculated by




FIG. 3. Drain current dependence on channel length (L_{ch}) when $V_{GS} = 2$ V and $V_{DS} = 5$ V. The drain current (I_D) is inversely proportional to the overall channel length except at the shortest channel length, showing little degradation with respect to device scaling. The deviation from linear behavior in the inset at the shortest channel length is likely due to the contact resistance and not short channel effects such as velocity saturation.

extrapolating a linear fit to the plot. The high contact resistance affects the slow response of I_D vs V_{DS} in the measured output characteristics as shown in Fig. S11 of the supplementary material; thus, the drain current can be improved by lowering the contact resistance.

The drain current vs channel length at $V_{GS} = 2$ V and $V_{DS} = 5$ V is plotted in Fig. 3. The drain current is inversely proportional to the overall length of the channel except at the shortest channel length of $0.3 \mu\text{m}$, showing little degradation with respect to device scaling. The close agreement between the calculated field-effect mobility (with the effect of contact resistance included) and Hall mobility indicates that the deviation from linear behavior at the short channel length of $0.3 \mu\text{m}$ in the inset of Fig. 3 is likely due to the contact resistance and not short channel effects such as velocity saturation. At a channel length of $0.3 \mu\text{m}$, the channel resistance is comparable to the contact resistance and the effective voltage applied to the channel is greatly diminished, lowering drain current. A lower resistance contact is expected to reduce the deviation evident in Fig. S11 (a) between the ideal square-law transistor model and actual TFT performance.

The interface trap charge density D_{it} can be calculated using³¹

$$S = \frac{kT \ln 10}{e} \left(1 + \frac{e^2}{C_{ox}} D_{it} \right),$$

where k , T , and e are the Boltzmann constant, temperature, and electron charge, respectively. The calculated D_{it} is $5.03 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$.

A comparison of the drain current vs on-off ratio among transparent oxide channel TFTs is shown in Fig. 4.^{3,5,10,15–19,32–57} The high I_D of the highest performance TFT with a transparent oxide channel was achieved on cleaved and transferred flakes of $\beta\text{-Ga}_2\text{O}_3$ onto an opaque substrate;⁴⁸ this is not a scalable technology. These data are indicated as gray marks. Our BaSnO₃-based TFT exhibits one of the best performances of all transparent oxide TFTs and is comparable to the best TFTs made with transparent oxide channel materials (in device structures in which other elements are not transparent). Its drain current is second best among all fully transparent scalable oxide channel TFTs.⁵⁷




FIG. 4. Comparison of drain current in TFTs with transparent oxide channels with respect to the on/off current ratio. The drain current of the BaSnO₃ TFT described in this article is the highest value among all transparent oxide channel field-effect transistors. The solid symbols represent enhancement-mode TFT devices, and the hollow symbols represent depletion-mode TFT devices. The top right corner is the desired corner of the plot for the best TFT performance.

In summary, a fully transparent submicron TFT based on BaSnO₃ has been fabricated with a high drain current and on/off current ratio. This breakthrough is made possible by (1) high mobility bare films in combination with (2) the development of a micrometer-scale etching method that preserves the surface roughness, conductivity, and mobility of BaSnO₃ films. These results demonstrate the tremendous potential of BaSnO₃ for the future of transparent electronics.

SUPPLEMENTARY MATERIAL

See the [supplementary material](#) for further data and discussion of the structural and electrical properties. This includes X-ray diffraction θ - 2θ and ϕ -scans, a reflection high-energy electron diffraction (RHEED) intensity oscillation during the growth of a BaSnO₃ thin film, a reciprocal space map (RSM) of a BaSnO₃ thin film, atomic force microscope (AFM) images of the surface of a La-BaSnO₃ film before and after etching in dilute nitric acid, a plot of mobility vs carrier concentration for the La-BaSnO₃/undoped BaSnO₃/MgO heterostructures, a comparison of the 2-probe resistance of RIE-etched BaSnO₃ and ion-milled BaSnO₃ films following post annealing in flowing O₂, the band diagram of the BaSnO₃-based TFT device fabricated with a HfO₂ gate dielectric and an ITO gate contact, the capacitance vs V_{GS} characteristics of an MOS ITO/ALD-grown HfO₂/La-BaSnO₃ capacitor, extraction of the contact resistance from the ITO/La-doped BaSnO₃/ITO channel structure, analysis of the field-effect mobility that includes the high contact resistance, and a simulation of the ideal output characteristics of the BaSnO₃-based FET.

ACKNOWLEDGMENTS


This material is based on work supported by the Air Force Office of Scientific Research under Award No. FA9550-16-1-0192 and from ASCENT, one of six centers in JUMP, a Semiconductor

Research Corporation (SRC) program sponsored by DARPA. H.P. acknowledges support from the National Science Foundation [Platform for the Accelerated Realization, Analysis, and Discovery of Interface Materials (PARADIM)] under Cooperative Agreement No. DMR-1539918. Substrate preparation was performed in part at the Cornell NanoScale Facility, a member of the National Nanotechnology Coordinated Infrastructure (NNCI), which is supported by the National Science Foundation (NSF, Grant No. ECCS-1542081). Material characterization made use of the shared facilities supported by NSF Grant No. MRI-1338010.


REFERENCES

- G. Thomas, *Nature* **389**, 907–908 (1997).
- R. L. Hoffman, B. J. Norris, and J. F. Wager, *Appl. Phys. Lett.* **82**, 733–735 (2003).
- K. Nomura, H. Ohta, K. Ueda, T. Kamiya, M. Hirano, and H. Hosono, *Science* **300**, 1269–1272 (2003).
- H. J. Kim, U. Kim, H. M. Kim, T. H. Kim, H. S. Mun, B.-G. Jeon, K. T. Hong, W.-J. Lee, C. Ju, K. H. Kim, and K. Char, *Appl. Phys. Express* **5**, 061102 (2012).
- C. Ju, C. Park, H. Yang, U. Kim, Y. M. Kim, and K. Char, *Curr. Appl. Phys.* **16**, 300–304 (2016).
- H. Paik, Z. Chen, E. Lochocki, A. H. Seidner, A. Verma, N. Tanen, J. Park, M. Uchida, S. Shang, B.-C. Zhou, M. Brützmann, R. Uecker, Z.-K. Liu, D. Jena, K. M. Shen, D. A. Muller, and D. G. Schlom, *APL Mater.* **5**, 116107 (2017).
- H. Mizoguchi, H. W. Eng, and P. M. Woodward, *Inorg. Chem.* **43**, 1667–1680 (2004).
- P. Singh, B. J. Brandenburg, C. P. Sebastian, P. Singh, S. Singh, D. Kumar, and O. Parkash, *Jpn. J. Appl. Phys., Part 1* **47**, 3540–3545 (2008).
- K. Krishnaswamy, B. Himmetoglu, Y. Kang, A. Janotti, and C. G. Van de Walle, *Phys. Rev. B* **95**, 205202 (2017).
- U. Kim, C. Park, T. Ha, Y. M. Kim, N. Kim, C. Ju, J. Park, J. You, J. H. Kim, and K. Char, *APL Mater.* **3**, 036101 (2015).
- J. Yue, A. Prakash, M. C. Robbins, S. J. Koester, and B. Jalan, *ACS Appl. Mater. Interfaces* **10**, 21061–21065 (2018).
- C. W. Schneider, S. Thiel, G. Hammler, C. Richter, and J. Mannhart, *Appl. Phys. Lett.* **89**, 122101 (2006).
- D. M. Roessler and W. C. Walker, *Phys. Rev.* **159**, 733–738 (1967).


- ¹⁴J. Park, U. Kim, and K. Char, *Appl. Phys. Lett.* **108**, 092106 (2016).
- ¹⁵J. Shin, Y. M. Kim, Y. Kim, C. Park, and K. Char, *Appl. Phys. Lett.* **109**, 262102 (2016).
- ¹⁶C. Park, U. Kim, C. J. Ju, J. S. Park, Y. M. Kim, and K. Char, *Appl. Phys. Lett.* **105**, 203503 (2014).
- ¹⁷Y. M. Kim, C. Park, T. Ha, U. Kim, N. Kim, J. Shin, Y. Kim, J. Yu, J. H. Kim, and K. Char, *APL Mater.* **5**, 016104 (2017).
- ¹⁸Y. M. Kim, C. Park, U. Kim, C. Ju, and K. Char, *Appl. Phys. Express* **9**, 011201 (2016).
- ¹⁹Y. Kim, Y. M. Kim, J. Shin, and K. Char, *APL Mater.* **6**, 096104 (2018).
- ²⁰H. Mun, U. Kim, H. M. Kim, C. Park, T. H. Kim, H. J. Kim, K. H. Kim, and K. Char, *Appl. Phys. Lett.* **102**, 252105 (2013).
- ²¹R. Uecker, R. Bertram, M. Brützmam, Z. Galazka, T. M. Gelsing, C. Guginshev, D. Klimm, M. Klupsch, A. Kwasniewski, and D. G. Schlom, *J. Cryst. Growth* **457**, 137–142 (2017).
- ²²C. Guginshev, D. Klimm, M. Brützmam, T. M. Gelsing, M. Gogolin, H. Paik, A. Dittmar, V. J. Fratello, and D. G. Schlom, *J. Cryst. Growth* **528**, 125263 (2019).
- ²³C. Guginshev, D. Klimm, M. Brützmam, T. M. Gelsing, M. Gogolin, H. Paik, T. Markurt, D. J. Kok, A. Kwasniewski, U. Jendritzki, and D. G. Schlom, “Czocharalski growth and characterization of perovskite-type (La, Nd)(Lu, Sc)O₃ single crystals with a pseudocubic lattice parameter of 4.086 Å,” *J. Cryst. Growth* (submitted).
- ²⁴D. C. Look, C. E. Stutz, R. J. Molnar, K. Saarinen, and Z. Liliental-Weber, *Solid State Commun.* **117**, 571–575 (2001).
- ²⁵U. Kim, Ph.D. thesis, Seoul National University, 2015.
- ²⁶S. Raghavan, T. Schumann, H. Kim, J. Y. Zhang, T. A. Cain, and S. Stemmer, *APL Mater.* **4**, 016106 (2016).
- ²⁷A. Prakash, P. Xu, A. Faghaninia, S. Shukla, J. W. Ager III, C. S. Lo, and B. Jalan, *Nat. Commun.* **8**, 15167 (2017).
- ²⁸J. Park, U.S. patent application 1126-051 (filed, December 6 2019).
- ²⁹J. Park, U.S. patent application 1126-052 (filed, December 6 2019).
- ³⁰E. Fortunato, P. Barquinha, and R. Martins, *Adv. Mater.* **24**, 2945–2986 (2012).
- ³¹W. L. Kalb and B. Batlogg, *Phys. Rev. B* **81**, 035327 (2010).
- ³²P. F. Garcia, R. S. McLean, M. H. Reilly, and G. Nunes, Jr., *Appl. Phys. Lett.* **82**, 1117–1119 (2003).
- ³³H.-H. Hsieh and C.-C. Wu, *Appl. Phys. Lett.* **89**, 041109 (2006).
- ³⁴B. Bayraktaroglu, K. Leedy, and R. Neidhard, *IEEE Electron Device Lett.* **30**, 946–948 (2009).
- ³⁵B.-Y. Oh, Y.-H. Kim, H.-J. Lee, B.-Y. Kim, H.-G. Park, J.-W. Han, G.-S. Heo, T.-W. Kim, K.-Y. Kim, and D.-S. Seo, *Semicond. Sci. Technol.* **26**, 085007 (2011).
- ³⁶K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, *Nature* **432**, 488–492 (2004).
- ³⁷R. Yao, Z. Zheng, M. Xiong, X. Zhang, X. Li, H. Ning, Z. Fang, W. Xie, X. Lu, and J. Peng, *Appl. Phys. Lett.* **112**, 103503 (2018).
- ³⁸N. C. Su, S. J. Wang, and A. Chin, *IEEE Electron Device Lett.* **30**, 1317–1319 (2009).
- ³⁹I. Noviyana, A. D. Lestari, M. Putri, M.-S. Won, J.-S. Bae, Y.-W. Heo, and H. Y. Lee, *Materials* **10**, 702 (2017).
- ⁴⁰S. Tomai, M. Nishimura, M. Itose, M. Matuura, M. Kasami, S. Matsuzaki, H. Kawashima, F. Utsuno, and K. Yano, *Jpn. J. Appl. Phys.* **51**, 03CB01 (2012).
- ⁴¹R. Jany, C. Richter, C. Woltmann, G. Pfanzelt, B. Förg, M. Rommel, T. Reindl, U. Waizmann, J. Weis, J. A. Mundy, D. A. Muller, H. Boschker, and J. Mannhart, *Adv. Mater. Interfaces* **1**, 1300031 (2014).
- ⁴²L. Dong, Y. Q. Liu, M. Xu, Y. Q. Wu, R. Colby, E. A. Stach, R. Droopad, R. G. Gordon, and P. D. Ye, in *Proceedings of IEEE International Electron Devices Meeting (IEEE)*, (2010), pp. 26.4.1–26.4.4.
- ⁴³H. Zhou, K. Maize, G. Qiu, A. Shakouri, and P. D. Ye, *Appl. Phys. Lett.* **111**, 092102 (2017).
- ⁴⁴A. J. Green, K. D. Chabak, M. Baldini, N. Moser, R. Gilbert, R. C. Fitch, G. Wagner, Z. Galazka, J. McCandless, A. Crespo, K. Leedy, and G. H. Jessen, *IEEE Electron Device Lett.* **38**, 790–793 (2017).
- ⁴⁵Z. Xia, C. Joishi, S. Krishnamoorthy, S. Bajaj, Y. Zhang, M. Brenner, S. Lodha, and S. Rajan, *IEEE Electron Device Lett.* **39**, 568–571 (2018).
- ⁴⁶N. Moser, J. McCandless, A. Crespo, K. Leedy, A. Green, A. Neal, S. Mou, E. Ahmadi, J. Speck, K. Chabak, N. Peixoto, and G. Jessen, *IEEE Electron Device Lett.* **38**, 775–778 (2017).
- ⁴⁷K. D. Chabak, J. P. McCandless, N. A. Moser, A. J. Green, K. Mahalingam, A. Crespo, N. Hendricks, B. M. Howe, S. E. Tetlak, K. Leedy, R. C. Fitch, D. Wakimoto, K. Sasaki, A. Kuramata, and G. H. Jessen, *IEEE Electron Device Lett.* **39**, 67–70 (2018).
- ⁴⁸H. Zhou, K. Maize, J. Noh, A. Shakouri, and P. D. Ye, *ACS Omega* **2**, 7723–7729 (2017).
- ⁴⁹R. E. Presley, C. L. Munsee, C.-H. Park, D. Hong, J. F. Wager, and D. A. Keszler, *J. Phys. D: Appl. Phys.* **37**, 2810–2813 (2004).
- ⁵⁰Z. Yuan, X. Zhu, X. Wang, X. Cai, B. Zhang, D. Qiu, and H. Wu, *Thin Solid Films* **519**, 3254–3258 (2011).
- ⁵¹P. K. Nayak, M. N. Hedhili, D. Cha, and H. N. Alshareef, *Appl. Phys. Lett.* **103**, 033518 (2013).
- ⁵²N. Mitoma, S. Aikawa, X. Gao, T. Kizu, M. Shimizu, M.-F. Lin, T. Nabatame, and K. Tsukagoshi, *Appl. Phys. Lett.* **104**, 102103 (2014).
- ⁵³L. Wang, M.-H. Yoon, G. Lu, Y. Yang, A. Facchetti, and T. J. Marks, *Nat. Mater.* **5**, 893–900 (2006).
- ⁵⁴B. Bayraktaroglu, K. Leedy, and R. Neidhard, *IEEE Electron Device Lett.* **29**, 1024–1026 (2008).
- ⁵⁵N. A. Moser, J. P. McCandless, A. Crespo, K. D. Leedy, A. J. Green, E. R. Heller, K. D. Chabak, N. Peixoto, and G. H. Jessen, *Appl. Phys. Lett.* **110**, 143505 (2017).
- ⁵⁶W. S. Hwang, A. Verma, H. Peelaers, V. Protasenko, S. Rouvimov, H. Xing, A. Seabaugh, W. Haensch, C. Van de Walle, Z. Galazka, M. Albrecht, R. Fornari, and D. Jena, *Appl. Phys. Lett.* **104**, 203111 (2014).
- ⁵⁷S. Li, M. Tian, Q. Gao, M. Wang, T. Li, Q. Hu, X. Li, and Y. Wu, *Nat. Mater.* **18**, 1091–1097 (2019).




Supplementary Fig. S1. X-ray diffraction scan of a 10 nm thick La-BaSnO₃ thin film grown on a 120 nm thick undoped BaSnO₃ buffer layer on a (001) MgO substrate. The θ - 2θ scan in combination with RHEED images confirms that the BaSnO₃ film grows epitaxially on the MgO substrate without any secondary phases. The inset shows the 002 BaSnO₃ rocking curve with a full width at half maximum (FWHM) of 0.31° and the 002 MgO rocking curve with a FWHM of 0.034°. This is the smallest value achieved for a BaSnO₃ film grown on an MgO substrate (Ref. S1)




Supplementary Fig. S2. X-ray diffraction ϕ -scan of the 101 BaSnO₃ peaks of a 10 nm thick La-doped BaSnO₃ thin film grown on a (001) MgO substrate with a 120 nm thick undoped BaSnO₃ buffer layer. The ϕ -scan confirms that the BaSnO₃ film grows epitaxially on the MgO substrate.



Supplementary Fig. S3. Reflection high-energy electron diffraction (RHEED) intensity oscillation during the growth of an undoped BaSnO₃ buffer layer on a (001) MgO substrate.




Supplementary Fig. S4. Reciprocal space map of a BaSnO₃ thin film grown on a (001) MgO substrate. The in-plane lattice parameter of the BaSnO₃ film is 4.127 Å and the out-of-plane lattice parameter is 4.113 Å. The FWHM of the 204 BaSnO₃ reflection at $\omega = 30.36^\circ$ and $2\theta = 113.66^\circ$ is 0.28° in ω .



Supplementary Fig. S5. Atomic force microscope images of the surface of a 10 nm thick La-BaSnO₃ film with a 150 nm thick undoped BaSnO₃ buffer layer (a) before and (b) after etching in dilute nitric acid, revealing etch pits corresponding to a threading dislocation density of $8.0 \times 10^{10} \text{ cm}^{-2}$.

The 10 nm thick La-BaSnO₃ film with a 150 nm thick undoped BaSnO₃ buffer layer grown on (001) MgO was etched in 0.5 % nitric acid for 10 s and the surface was scanned by an atomic force microscope (AFM). The AFM image shows a threading dislocation density of $8.0 \times 10^{10} \text{ cm}^{-2}$ in the sample.



Supplementary Fig. S6. The mobility vs. carrier concentration of the La-BaSnO₃/undoped BaSnO₃/MgO heterostructures with that of single crystal La-BaSnO₃ for comparison (Ref. S2). The thicknesses of the La-BaSnO₃ and undoped BaSnO₃ layers are around 10 nm and 100-150 nm, respectively. A data of mobility of 181 cm²V⁻¹s⁻¹ at carrier concentration of 4.2 × 10¹⁹ cm⁻³ with 25 nm thick La-BaSnO₃ and 136 nm thick BaSnO₃ has been included in this plot. A record high mobility of 184 cm²V⁻¹s⁻¹ in BaSnO₃ thin films has been achieved even with the thin La-doped BaSnO₃ (10 nm) and undoped BaSnO₃ buffer layer. The dashed red lines are from the formula of the threading dislocation limited mobility for different threading dislocation densities (N_{td}) and $Z = 5.2$. The measured mobilities fit well with expectations from this formula at the given low carrier concentrations using a threading dislocation density of 8.0×10^{10} cm⁻².

The mobility limited by threading dislocation density is calculated from: ^{S3,S4}

$$\mu_{td} = \frac{4ec^2}{Z^2 \hbar N_{td}} \left(\frac{3n}{\pi^4} \right)^{\frac{2}{3}} (1 + y(n))^{\frac{3}{2}},$$

where

$$y(n) = \frac{2\pi^2 \hbar \epsilon}{e^2 m^*} (3\pi^2 n)^{1/3}.$$

The values of $c = 4.113 \text{ \AA}$ and $N_{\text{td}} = 8.0 \times 10^{10} \text{ cm}^{-2}$ are experimentally measured. The values of ε and m^* , $20 \varepsilon_0$ and $0.42 m_0$, where ε_0 and m_0 are the dielectric permittivity of vacuum and the rest mass of an electron, respectively, are taken from the literatures.^{S5,S6} Z is calculated to be 5.2 by fitting the curve at N_{td} of 8.0×10^{10} . All of the dashed red lines in supplementary Fig. 6 indicating the variation of μ_{td} with threading dislocation density are calculated using the same Z value. The dashed lines showing the expected dependence of the mobility are overall in reasonable agreement with the experimental mobility measured on many samples possessing a range of carrier densities.

The mobility of single crystalline La-BaSnO₃ is presented for comparison. The mobility behavior fits well with the mobility calculated from the combination of ionized impurity scattering and phonon scattering as shown in Ref. S7. The ionized impurity scattering limited mobility and phonon scattering limited mobility are given by:^{S3}

$$\mu_{\text{ii}} = \frac{24\pi^3 \varepsilon^2 \hbar^3 n}{Z^2 q^3 m^{*2} N_{\text{ii}}} \left[\ln(1 + y(n)^2) + \frac{y(n)}{1 + y(n)} \right]^{-1}$$


and

$$\frac{1}{\mu_{300\text{K}}} = \frac{1}{\mu_{2\text{K}}} + \frac{1}{\mu_{\text{ph}}} + \frac{1}{\mu(T)},$$

Z and N_{ii} are the charge state of the ionized impurity and density of the ionized impurities, respectively. The phonon limited mobility is calculated to be $661 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$.^{S7} The mobility of single crystalline La-BaSnO₃ is given by

$$\frac{1}{\mu_{\text{SC,La-BaSnO}_3}} = \frac{1}{\mu_{\text{ii}}} + \frac{1}{\mu_{\text{ph}}}.$$


From this relation, the mobility of single crystalline La-BaSnO₃ that includes the effects of ionized impurity scattering and phonon scattering is obtained.




Supplementary Fig. S7. Comparison of 2-probe resistance at the surfaces of RIE-etched BaSnO₃ and ion-milled BaSnO₃ with post annealing in O₂ flow.

We annealed an ion-milled undoped BaSnO₃ sample in flowing O₂ at temperatures from 300 °C to 800 °C. At each temperature the sample was annealed for 2 hours. The resistivity of the sample was measured by a 2-probe measurement after each anneal. The result is plotted below. As can be seen from the plot, the resistivity of the undoped BaSnO₃ cannot be recovered by annealing at any temperature in the 300 °C to 600 °C range. Annealing at 700 °C and 800 °C improves the film resistivity, but it is still lower than that of the as-grown BaSnO₃ film and RIE-etched BaSnO₃. The resistivity of RIE-etched BaSnO₃ and that of undoped BaSnO₃ are the same (within the precision of our 2-point resistance


measurement). Also, using ion milling followed by a high-temperature annealing step above 700 °C is not desired due to possible damage to the sidewall by the ion-milling process and the loss of volatile constituents (SnO_x) from the BaSnO_3 during the high-temperature anneal.



Supplementary Fig. S8. Band diagram of a BaSnO₃-based TFT device with a HfO₂ gate dielectric and an ITO gate contact with relevant data from Refs. S8-S14. The trapping of charges occurs at the interface between HfO₂ and BaSnO₃ due to defects and impurities in the HfO₂ film.




Supplementary Fig. S9. Capacitance (C_p) vs. V_{GS} characteristics of an MOS ITO/ALD-grown $\text{HfO}_2/\text{La-BaSnO}_3$ capacitor made with the same deposition conditions as the gate dielectric used for the BaSnO_3 -based TFTs studied.



Supplementary Fig. S10. Extraction of contact resistance of an ITO/BaSnO₃/ITO channel structure with respect to the distance between the contacts. The contact resistance is estimated by extrapolating a linear fit to the data of total channel resistance ($R_{total}W$) vs. channel length (L_{ch}). The estimated contact resistance of the ITO layer is 5.1 $\text{k}\Omega \cdot \mu\text{m}$. The high contact resistance of the ITO source-drain contacts slows down the increase of the drain current as V_{GS} increases.

Our calculation of the field-effect mobility is $72 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$, which is comparable to the Hall mobility of the as-grown channel layer. The details of this calculations are as follows. From Supplementary Fig. S10, the contact resistance of ITO is $0.51 \Omega \cdot \text{cm}$. The normalized resistance of the La-BaSnO₃ channel with respect to the channel width is calculated by $R_s \times L$, where R_s and L are sheet resistance and channel length, respectively. A sheet resistance of $5.4 \text{ k}\Omega/\text{sq}$ was measured by a Hall measurement and the channel length is $0.3 \mu\text{m}$, giving a channel resistance of $0.16 \Omega \cdot \text{cm}$. When we apply $V_{DS} = 1 \text{ V}$, the actual voltage applied to the channel is given by $V_{channel} = \frac{R_{channel}}{R_{ITO} + R_{channel}} V_{DS} = 0.24 \text{ V}$. This is only a fraction of V_{DS} due

to the high contact resistance of the ITO. Replacing V_{DS} by $V_{channel}$ in the equation $\mu_{FE} = \left(\frac{L}{C_{ox} W V_{DS}} \right) \frac{\partial I_{DS}}{\partial V_{GS}}$ yields the field-effect mobility, $72 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$. This is comparable to the mobility of the as-grown channel layer ($65.2 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$), which was determined by the Hall effect. From the details of this calculation it is clear that a lower resistance contact would make $V_{channel}$ closer to V_{DS} and increase the field-effect mobility and thus the drain current.



Supplementary Fig. 11. Simulation of the output characteristics of a BaSnO₃-based FET. (a) Comparison of the measured output characteristics with simulated output characteristics showing a slow increase of I_{DS} vs. V_{DS} due to the effect of a high contact resistance. (b) Extraction of the threshold voltage in the linear regime.

The simulated output characteristics are calculated using the Square-Law theory. The theoretical behavior is^{S15}:

$$I_D = \frac{Z\mu_n C_0}{L} \left[(V_G - V_T)V_D - \frac{V_D^2}{2} \right] \left(\begin{array}{l} 0 \leq V_D \leq V_{Dsat} \\ V_G \geq V_T \end{array} \right),$$

where

$$I_{Dsat} = \frac{Z\mu_n C_0 (V_G - V_T)^2}{2L} \quad (V_{Dsat} \leq V_D, V_{Dsat} = V_G - V_T).$$

Z , μ_n , C_0 , and L are the channel width, effective mobility, capacitance per unit area of the gate dielectric, and channel length, respectively. The slower increase of I_{DS} vs. V_{DS} in the measured output characteristics than that of the simulated output characteristics is attributed to the high contact resistance of ITO as depicted with the dashed line in supplementary Fig. 8.

Supplementary references

- S1. J. Park, U. Kim, and K. Char, *Appl. Phys. Lett.* **108**, 092106 (2016).
- S2. H. J. Kim, U. Kim, T. H. Kim, J. Kim, H. M. Kim, B.-G. Jeon, W.-J. Lee, H. S. Mun, K. T. Hong, J. Yu, K. Char, and K. H. Kim, *Phys. Rev. B* **86**, 165205 (2012)
- S3. D. C. Look, C. E. Stutz, R. J. Molnar, K. Saarinen, and Z. Liliental-Weber, *Solid State Commun.* **117**, 571-575 (2001).
- S4. U. Kim, Ph.D. thesis, Seoul National University, 2015.
- S5. P. Singh, B. J. Brandenburg, C. P. Sebastian, P. Singh, S. Singh, D. Kumar, and O. Parkash, *Jpn. J. Appl. Phys.* **47**, 3540–3545 (2008).
- S6. U. Kim, C. Park, T. Ha, R. Kim, H. S. Mun, H. M. Kim, H. J. Kim, T. H. Kim, N. Kim, J. Yu, K. H. Kim, J. H. Kim, and K. Char, *APL Mater.* **2**, 056107 (2014).
- S7. U. Kim, Ph.D. thesis, Seoul National University, 2015.
- S8. W.-J. Lee, H. J. Kim, J. Kang, D. H. Jang, T. H. Kim, J. H. Lee, and K. H. Kim, *Annu. Rev. Mater. Res.* **47**, 391-423 (2017).
- S9. M. C. Cheynet, S. Pokrant, F. D. Tichelaar, and J.-L. Rouvière, *J. Appl. Phys.* **101**, 054101 (2007).
- S10. S. Monaghan, P.K. Hurley, K. Cherkaoui, M.A. Negara, and A. Schenk, *Solid State Electron.* **53**, 438–444 (2009).
- S11. H. Kim, and C. M. Gilmore, *J. Appl. Phys.* **86**, 6451-6461 (1999).
- S12. R. Singh, K. Rajkanan, D.E. Brodie, and J.H. Morgan, *IEEE Trans. Electron Devices*, **27**, 656-662 (1980).
- S13. R. E. Thomas, J. W. Gibson, and G. A. Haas, *Appl. Surf. Sci.* **5**, 398-405 (1980).
- S14. D. M. Roessler and W. C. Walker, *Phys. Rev.* **159**, 733–738 (1967).
- S15. R. F. Pierret, *Semiconductor Device Fundamentals* (Addison-Wesley, Boston, MA, 1996).